October 4, 2018

Make Versus Buy for Semiconductor IP used in PVT Monitoring

Daniel Payne recently wrote an interesting blog article on SemiWiki which looked at make versus buy for semiconductor IP used in PVT monitoring: As an…

Read More

August 24, 2018

Things are Hotting up for Crypto-Currency Mining Hardware ASICS!

We have all seen the hype about Bitcoin which has been dominating the news over the past 12 months and even though there have been…

Read More

August 22, 2018

Harvard Hot Chips: Flexible DNN using eFPGA

Harvard recently presented at Hot Chips on their Flexible DNN SoC for IoT.  They explored multiple architectures trading off flexibility and performance. Click here to…

Read More

August 3, 2018

How Moortec are Supporting Today’s IoT Connectivity Boom

With the recent growth in the IoT market we are seeing an increase in the number of wireless devices. These devices are typically battery powered…

Read More

July 26, 2018

Toward On-Chip Monitoring – Moortec CEO Stephen Crosher Interview with Semiconductor Engineering

Stephen Crosher, CEO of Moortec, sat down with Ed Sperling from Semiconductor Engineering to discuss on-chip monitoring and its impact on power, security and reliability,…

Read More

July 6, 2018

Moortec take part in the 19th Silicon Gorge Cup Football Tournament

The 19th Silicon Gorge Cup five-a-side football tournament kicked off yesterday at the Goals Soccer Centre just outside Bristol. Moortec entered a team who made…

Read More

July 2, 2018

Moortec at DAC 2018

Last week Moortec exhibited at the 55th Design Automation Conference which to place at the Moscone Centre West in San Francisco. A delegation of Moortec…

Read More

June 4, 2018

Exploring Moortec's In-Chip Monitoring Subsystem

What allows Moortec’s In-Chip Monitoring Subsystem to optimise the performance and reliability of advanced node SoC’s? Within the Moortec embedded In-chip monitoring subsystem the Process…

Read More

May 21, 2018

In-Chip Performance Optimisation – Things to Consider when choosing a PVT Subsystem

With advances in CMOS technology and the scaling of transistor channel lengths down to nanometer (nm) dimensions, the density of digital circuits per unit area…

Read More